

General Description

The MAX6921/MAX6931 are 20-output, 76V, vacuum-fluorescent display (VFD) tube drivers that interface a multiplexed VFD tube to a VFD controller, such as the MAX6850-MAX6853, or to a microcontroller. The MAX6921/MAX6931 are also ideal for driving static VFD tubes or telecom relays.

Data is input using an industry standard 4-wire serial interface (CLOCK, DATA, LOAD, BLANK), compatibile with either Maxim's or industry-standard VFD driver and controller.

For easy display control, the active-high BLANK input forces all driver outputs low, turning the display off, and automatically puts the MAX6921/MAX6931 into shutdown mode. Display intensity can also be controlled by directly pulse-width modulating the BLANK input.

The MAX6921 has a serial interface data output, DOUT, allowing any number of devices to be cascaded on the same serial interface.

The MAX6931 has a negative supply voltage input, Vss, allowing the drivers' output swing to be made bipolar to simplify filament biasing in many applications.

The MAX6921 is available in 28-pin TSSOP, SO, and PLCC packages. The MAX6931 is available in a 28-pin TSSOP package.

Maxim also offers 12-output VFD drivers (MAX6920) and 32-output VFD drivers (MAX6922/MAX6932).

Features

- ♦ 5MHz Industry-Standard 4-Wire Serial Interface
- ♦ 3V to 5.5V Logic Supply Range
- ♦ 8V to 76V Grid/Anode Supply Range
- ♦ -11V to 0V Filament Bias Supply (MAX6931 Only)
- ♦ Push-Pull CMOS High-Voltage Outputs
- Outputs can Source 40mA, Sink 4mA Continuously
- ♦ Outputs can Source 75mA Repetitive Pulses
- ♦ Outputs can be Paralleled for Higher Current Drive
- Any Output can be Used as a Grid or an Anode Driver
- ♦ Blank Input Simplifies PWM Intensity Control
- ♦ Small 28-Pin TSSOP Package
- ♦ -40°C to +125°C Temperature Range

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX6921AUI+	-40°C to +125°C	28 TSSOP
MAX6921AWI/V+	-40°C to +125°C	28 Wide SO
MAX6921AQI+	-40°C to +125°C	28 PLCC
MAX6931AUI+	-40°C to +125°C	28 TSSOP


+Denotes a lead-free(Pb)/RoHS-compliant package. /V denotes an automotive qualified part.

Applications

White Goods Industrial Weighing

Gaming Machines Security
Automotive Telecom
Avionics VFD Modules
Instrumentation Industrial Control

Typical Operating Circuit



Pin Configurations appear at end of data sheet.

Maxim Integrated Products

1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

Voltage (with respect to GND)	
V _{BB}	0.3V to +80V
V _C C	
V _{SS} (MAX6931 only)	12V to +0.3V
V _{BB} - V _{SS} (MAX6931 only)	0.3V to +80V
OUT_ (MAX6921 only)(GND - $-0.3V$) to ($V_{BB} + 0.3V$)
OUT_ (MAX6931 only)	
All Other Pins	0.3V to $(V_{CC} + 0.3V)$
OUT_ Continuous Source Current .	45mA
OUT_ Pulsed (1ms max, 1/4 max decoupled)	uty) Source Current80mA
Total OUT_ Continuous Source Cur	rent540mA
Total OUT_ Continuous Sink Currer	ıt90mA
Total OUT_ Pulsed (1ms max, 1/4 n	nax duty)
Source Current	960mA
OUT_ Sink Current	15mA
CLK, DIN, LOAD, BLANK, DOUT C	urrent±10mA

Continuous Power Dissipation (T _A = +70°C) 28-Pin TSSOP (derate 12.8mW/°C	
over +70°C)	1025mW
28-Pin Wide SO (derate 12.5mW/°C	
over +70°C)	1000mW
28-Pin PLCC (derate 10.5mW/°C	
over +70°C)	842mW
Operating Temperature Range	
(T _{MIN} to T _{MAX})	40°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	
Wide SO, TSSOP lead(Pb)-free	+260°C
PLCC lead(Pb)-free	+245°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(Typical Operating Circuit, $V_{BB} = 8V$ to 76V, $V_{CC} = 3V$ to 5.5V, $V_{SS} = -11V$ to 0V, $V_{BB} - V_{SS} \le 76V$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONE	DITIONS	MIN	TYP	MAX	UNITS	
Logic Supply Voltage	Vcc			3		5.5	V	
Tube Supply Voltage	V _{BB}			8		76	V	
Bias Supply Voltage (MAX6931 Only)	V _{SS}			-11		0	V	
Total Supply Voltage (MAX6931 Only)	V _{BB} - V _{SS}					76	V	
		All outputs OUT_low,	T _A = +25°C		78	170		
La sia Oussalu Os sustina Oussalu	Icc	CLK = idle	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			200		
Logic Supply Operating Current		All outputs OUT_ high,	$T_A = +25^{\circ}C$		540	900	μΑ	
		CLK = idle	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			1000		
		All outputs OLIT Jour	$T_A = +25^{\circ}C$		1.65	3.0		
Tube Supply Operating Current		All outputs OUT_ low	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			6.9	m ^	
Tube Supply Operating Current	I _{BB}	All outputs OUT_ high	$T_A = +25^{\circ}C$		0.85	1.3	mA	
		All outputs OOT_ flight	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			1.4		
		All outputs OUT_ low	T _A = +25°C	-0.8	-0.38			
Bias Supply Operating Current	I _{SS}	All outputs OO1_low	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	-1.9				
(MAX6931 Only)		All outputs OLIT high	T _A = +25°C	-1.4	-0.87		mA	
		All outputs OUT_ high	$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$	-1.5				

ELECTRICAL CHARACTERISTICS (continued)

(Typical Operating Circuit, $V_{BB} = 8V$ to 76V, $V_{CC} = 3V$ to 5.5V, $V_{SS} = -11V$ to 0V, $V_{BB} - V_{SS} \le 76V$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	СО	NDITIONS	MIN	TYP	MAX	UNITS	
		14 . 4514	T _A = +25°C	V _{BB} - 2				
		V _{BB} ≥ 15V	$T_A = -40$ °C to $+85$ °C	V _{BB} - 2.5				
		$I_{OUT} = -25mA$	$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$				•	
LE L V III OLIT		V _{BB} ≥ 15V	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	V _{BB} - 3.5				
High-Voltage OUT_		$I_{OUT} = -40 \text{mA}$	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	V _{BB} - 4.0			V	
			T _A = +25°C	V	BB - 1.2)	•	
		8V < V _{BB} < 15V	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	V _{BB} - 2.5			•	
		$I_{OUT} = -25mA$	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	V _{BB} - 3.0			•	
			T _A = +25°C		0.75	1		
		V _{BB} ≥ 15V	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			1.5	•	
Low-Voltage OUT_		I _{OUT} = 1mA	$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$			1.9		
(MAX6921 Only)	VL		$T_A = +25^{\circ}C$		0.8	1.1	V	
		8V < V _{BB} < 15V	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			1.6	•	
		I _{OUT} = 1mA	$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$			2.0		
			T _A = +25°C	Vs	s + 0.7	5 V _{SS} + 1		
		V _{BB} ≥ 15V	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			V _{SS} + 1.5		
Low-Voltage OUT_		I _{OUT} = 1mA	$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$			V _{SS} + 1.9		
(MAX6931 Only)	VL	8V < V _{BB} < 15V	T _A = +25°C	V _{SS} + 0.8 V _{SS} + 1.1			 V	
			$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	V _{SS} + 1.0				
		$I_{OUT} = 1mA$	$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$			V _{SS} + 2.0		
Rise Time OUT_ (20% to 80%)	t _R	V _{BB} = 60V, C _L = 5	<u> </u>		0.9	2	μs	
Fall Time OUT_ (80% to 20%)	tF	$V_{BB} = 60V, C_{L} = 5$			0.6	1.5	μs	
SERIAL INTERFACE TIMING CHAR		ı					r -	
LOAD Rising to OUT_ Falling Delay		(Notes 2, 3)			0.9	1.8	μs	
LOAD Rising to OUT_ Rising Delay		(Notes 2, 3)			1.2	2.4	μs	
BLANK Rising to OUT_ Falling Delay		(Notes 2, 3)			0.9	1.8	us us	
BLANK Falling to OUT_ Rising Delay		(Notes 2, 3)		0.5	1.3	2.5	us us	
Input Leakage Current CLK, DIN, LOAD, BLANK	l _{IH} , l _{IL}				0.05	10	μΑ	
Logic-High Input Voltage CLK, DIN, LOAD, BLANK	VIH			0.8 x V _{CC}			V	
Logic-Low Input Voltage CLK, DIN, LOAD, BLANK	VIL					0.3 x V _C C	V	
Hysteresis Voltage DIN, CLK, LOAD, BLANK	ΔVI				0.6		V	
High-Voltage DOUT	V _{OH}	ISOURCE = -1.0m/	4	Vcc - 0.5			V	
Low-Voltage DOUT	VoL	ISINK = 1.0mA				0.5	V	
	•							

ELECTRICAL CHARACTERISTICS (continued)

(Typical Operating Circuit, $V_{BB} = 8V$ to 76V, $V_{CC} = 3V$ to 5.5V, $V_{SS} = -11V$ to 0V, $V_{BB} - V_{SS} \le 76V$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CO	ONDITIONS	MIN	TYP	MAX	UNITS		
Rise and Fall Time DOUT		CDOUT = 10pF	3V to 4.5V		60	100			
Hise and Fail Time DOOT		(Note 2)	4.5V to 5.5V		30	80	ns		
CLK Clock Period	tCP			200			ns		
CLK Pulse-Width High	tсн			90			ns		
CLK Pulse-Width Low	tCL			90			ns		
CLK Rise to LOAD Rise Hold	tcsh	(Note 2)		100			ns		
DIN Setup Time	tDS			5			ns		
DIN Hold Time	+	3.0V to 4.5V		20			no		
DIN HOID TIME	tDH	4.5V to 5.5V	15			ns			
DOLIT Proposation Dolov	anagetian Delay		Dolov to Convert 100E		3.0V to 4.5V	25	120	240	200
DOUT Propagation Delay	tDO	$C_{DOUT} = 10pF$	4.5V to 5.5V	20	75	150	ns		
LOAD Pulse High	tcsw			55			ns		


Note 1: All parameters are tested at $T_A = +25^{\circ}C$. Specifications over temperature are guaranteed by design.


Note 2: Guaranteed by design.


Note 3: Delay measured from control edge to when output OUT_ changes by 1V.

Typical Operating Characteristics

($V_{CC} = 5.0V$, $V_{BB} = 76V$, and $T_A = +25$ °C, unless otherwise noted.)











Typical Operating Characteristics (continued)

 $(V_{CC} = 5.0V, V_{BB} = 76V, and T_A = +25^{\circ}C, unless otherwise noted.)$









Pin Description

	PIN			
TSS	TSSOP WIDE SO/PLCC		NAME	FUNCTION
MAX6921	MAX6931	MAX6921		
1–5	1–5	_	OUT4 to OUT0	VFD Anode and Grid Drivers. OUT4 to OUT0 are push-pull outputs swinging from VBB to GND (MAX6921 only), and from VBB to VSS (MAX6931 only).
6	6	27	DIN	Serial-Data Input. Data is loaded into the internal shift register on CLK's rising edge.
7	7	28	Vcc	Logic Supply Voltage. Bypass to GND with 100nF capacitor.
8	8	1	V_{BB}	VFD Tube Supply Voltage. Bypass to GND with 100nF capacitor.
9	_	2	DOUT	Serial-Clock Output. Data is clocked out of the internal shift register to DOUT on CLK's rising edge.

Pin Description (continued)

	PIN												
TSS	TSSOP WIDE SO/PLCC			TSSOP		TSSOP		TSSOP		TSSOP		NAME	FUNCTION
MAX6921	MAX6931	MAX6921											
_	9	_	V _{SS}	Filament Bias Supply Voltage. Bypass to GND with a 100nF capacitor.									
10–19	10–19	_	OUT19 to OUT10	VFD Anode and Grid Drivers. OUT19 to OUT10 are push-pull outputs swinging from VBB to GND (MAX6921 only), and from VBB to VSS (MAX6931 only).									
_	_	3-12	OUT19 to OUT10	VFD Anode and Grid Drivers. OUT19 to OUT10 are push-pull outputs swinging from VBB to GND.									
20	20	13	BLANK	Blanking Input. High forces outputs OUT0 to OUT19 low, without altering the contents of the output latches. Low enables outputs OUT0 to OUT19 to follow the state of the output latches.									
21	21	14	GND	Ground									
22	22	15	CLK	Serial-Clock Input. Data is loaded into the internal shift register on CLK's rising edge.									
23	23	16	LOAD	Load Input. Data is loaded transparently from the internal shift register to the output latch while LOAD is high. Data is latched into the output latch on LOAD's rising edge, and retained while LOAD is low.									
24–28	24–28	_	OUT9 to OUT5	VFD Anode and Grid Drivers. OUT9 to OUT5 are push-pull outputs swinging from VBB to GND (MAX6921 only), and from VBB to VSS (MAX6931 only).									
_	_	17-26	OUT9 to OUT0	VFD Anode and Grid Drivers. OUT9 to OUT0 are push-pull outputs swinging from VBB to GND.									




Figure 1. MAX6921/MAX6931 Functional Diagram




Figure 2. MAX6921 CMOS Output Driver Structure

Output Driver Structure Figure 3. MAXE

Detailed Description

The MAX6921/MAX6931 are VFD tube drivers comprising a 4-wire serial interface driving 20 high-voltage rail-to-rail output ports. The driver is suitable for both static and multiplexed displays.

The output ports feature high current-sourcing capability to drive current into grids and anodes of static or multiplex VFDs. The ports also have active current sinking for fast discharge of capacitive display electrodes in multiplexing applications.

The 4-wire serial interface comprises a 20-bit shift register and a 20-bit transparent latch. The shift register is written through a clock input CLK and a data input DIN. For the MAX6921, the data propagates to a data output DOUT. The data output allows multiple drivers to be cascaded and operated together. The output latch is transparent to the shift register outputs when LOAD is high, and latches the current state on the falling edge of LOAD.

Each driver output is a slew-rated controlled CMOS push-pull switch driving between $V_{\rm BB}$ and GND (MAX6921) or $V_{\rm SS}$ (MAX6931). The output rise time is always slower than the output fall time to avoid shoot-through currents during output transitions. The output slew rates are slow enough to minimize EMI, yet are fast enough so as not to impact the typical 100 μ s digit multiplex period and affect the display intensity.

Initial Power-Up and Operation

An internal reset circuit clears the internal registers of the MAX6921/MAX6931 on power-up. All outputs OUT0 to OUT19 and the interface output DOUT (MAX6921 only) initialize low regardless of the initial logic levels of the CLK, DIN, BLANK, and LOAD inputs.




Figure 3. MAX6931 CMOS Output Driver Structure

4-Wire Serial Interface

The MAX6921/MAX6931 use 4-wire serial interface with three inputs (DIN, CLK, LOAD) and a data output (DOUT, MAX6921 only). This interface is used to write output data to the MAX6921/MAX6931 (Figure 4) (Table 1). The serial interface data word length is 20 bits, D0–D19.

The functions of the four serial interface pins are:

- CLK input is the interface clock, which shifts data into the MAX6921/MAX6931s' 20-bit shift register on its rising edge.
- LOAD input passes data from the MAX6921/ MAX6931s' 20-bit shift register to the 20-bit output latch when LOAD is high (transparent latch), and latches the data on LOAD's falling edge
- DIN is the interface data input, and must be stable when it is sampled on the rising edge of CLK.
- DOUT is the interface data output, which shifts data out from the MAX6921's 20-bit shift register on the rising edge of CLK. Data at DIN is propagated through the shift register and appears at DOUT (20 CLK cycles + tDO) later.

A fifth input, BLANK, can be taken high to force outputs OUT0 to OUT19 low, without altering the contents of the output latches. When the BLANK input is low, outputs OUT0 to OUT19 follow the state of the output latches. A common use of the BLANK input is PWM intensity control.

The BLANK input's function is independent of the operation of the serial interface. Data can be shifted into the serial interface shift register and latched regardless of the state of BLANK.




Figure 4. 4-Wire Serial Interface Timing Diagram

Table 1. 4-Wire Serial Interface Truth Table

SERIAL DATA	CLOCK INPUT	SHIFT REGISTER CONTENTS			SHIFT REGISTER CONTENTS					LATCH CONTENTS					BLANKING INPUT		OUT	PUT	CON	TENTS	
INPUT DIN	CLK	D0	D1	D2		Dn-1	Dn	LOAD	D0	D1	D2	:	Dn-1	Dn	BLANK	D0	D1	D2	::	Dn-1	Dn
Н	_	Н	R0	R1		Rn-2	Rn-1														
L	_	L	R0	R1		Rn-2	Rn-1														
Х	7	R0	R1	R2		Rn-1	Rn														
		Χ	Х	Χ		Χ	Χ	L	R0	R1	R2		Rn-1	Rn							
		P0	P1	P2		Pn-1	Pn	Н	P0	P1	P2		Pn-1	Pn	L	P0	P1	P2		Pn-1	Pn
									Χ	Χ	Χ		Χ	Χ	Н	L	L	L		L	L

L = Low logic level.

H = High logic level.

X = Don't care.

P = Present state (shift register).

R = Previous state (latched).

Writing Device Registers Using the 4-Wire Serial Interface

The MAX6921/MAX6931 are normally written using the following sequence:

- 1) Take CLK low.
- 2) Clock 20 bits of data in order D19 first to D0 last into DIN, observing the data setup and hold times.
- 3) Load the 20 output latches with a falling edge on LOAD.

LOAD can be high or low during a transmission. If LOAD is high, then the data shifted into the shift register at DIN appear at the OUT0 to OUT19 outputs.

CLK and DIN can be used to transmit data to other peripherals. Activity on CLK always shifts data into the MAX6921/MAX6931s' shift register. However, the MAX6921/MAX6931 only update their output latch on the rising edge of LOAD, and the last 20 bits of data are loaded. Therefore, multiple devices can share CLK and DIN, as long as they have unique LOAD controls.

Determining Driver Output Voltage Drop

The outputs are CMOS drivers, and have a resistive characteristic. The typical and maximum sink and source output resistances can be calculated from the V_H and V_L electrical characteristics. Use this calculated resistance to determine the output voltage drop at different output currents.

Output Current Ratings

The continuous current-source capability is 40mA per output. Outputs can drive up to 75mA as a repetitive peak current, subject to the on-time (output high) being no longer than 1ms, and the duty cycle being such that the output power dissipation is no more than the dissipation for the continuous case. The repetitive peak rating allows outputs to drive a higher current in multiplex grid driver applications, where only one grid is on at a time, and the multiplex time per grid is no more than 1ms.

Since dissipation is proportional to current squared, the maximum current that can be delivered for a given multiplex ratio is given by:

IPEAK =
$$(grids \times 1600)^{1/2} \text{ mA}$$

where grids is the number of grids in a multiplexed display.

This means that a duplex application (two grids) can use a repetitive peak current of 56.5mA, a triplex (three grids) application can use a repetitive peak current of 69.2mA, and higher multiplex ratios are limited to 75mA.

Paralleling Outputs

Any number of outputs within the same package can be paralleled in order to raise the current drive or reduce the output resistance. Only parallel outputs directly (by shorting outputs together) if the interface control can be guaranteed to set the outputs to the same level. Although the sink output is relatively weak (typically 750Ω), that resistance is low enough to dissipate 530mW when shorted to an opposite level output at a VBB voltage of only 20V. A safe way to parallel outputs is to use diodes to prevent the outputs from sinking current (Figure 5). Because the outputs cannot sink current from the VFD tube, an external discharge resistor, R, is required. For static tubes, R can be a large value such as $100\text{k}\Omega$. For multiplexed tubes, the value




Figure 5. Paralleling Outputs

of the resistor can be determined by the load capacitance and timing characteristics required. Resistor R discharges tube capacitance C to 10% of the initial voltage in 2.3 x RC seconds. So, for example, a $15 k\Omega$ value for R discharges 100pF tube grid or anode from 40V to 4V in 3.5µs, but draws an additional 2.7mA from the driver when either output is high.

Power Dissipation

Take care to ensure that the maximum package dissipation ratings for the chosen package are not exceeded. Over-dissipation is unlikely to be an issue when driving static tubes, but the peak currents are usually higher for multiplexed tubes. When using multiple driver devices, try to share the average dissipation evenly between the drivers.

Determine the power dissipation (PD) for the MAX6921/MAX6931 for static tube drivers with the following equation:

where:

A = number of anodes driven (the MAX6921/MAX6931 can drive a maximum of 20).

IANODE = maximum anode current.

 $(\ensuremath{V_{BB}}$ - $\ensuremath{V_{H}})$ is the output voltage drop at the given maximum anode current $I_{OUT}.$

A static tube dissipation example follows:

$$V_{CC} = 5V \pm 5\%$$
, $V_{BB} = 10V$ to 18V, $A = 20$, $I_{OUT} = 2mA$
 $P_{D} = (5.25V \times 1mA) + (18V \times 1.4mA) + ((2.5V \times 2mA/25mA) \times 2mA \times 20) = 38mW$

Determine the power dissipation (P_D) for the MAX6921/MAX6931 for multiplex tube drivers with the following equation:

$$PD = (VCC \times ICC) + (VBB \times IBB) + ((VBB - VH) \times IANODE \times A) + ((VBB - VH) \times IGRID)$$

where:

A = number of anodes driven.

G = number of grids driven.

IANODE = maximum anode current.

IGRID = maximum grid current.

The calculation presumes all anodes are on, but only one grid is on. The calculated P_D is the worst case, presuming one digit is always being driven with all its anodes lit. Actual P_D can be estimated by multiplying this P_D figure by the actual tube drive duty cycle, taking into account interdigit blanking and any PWM intensity control.

A multiplexed tube dissipation example follows:

 $V_{CC} = 5V \pm 5\%$, $V_{BB} = 36V$ to 42V, A = 12, G = 8, $I_{ANODE} = 0.4$ mA, $I_{GRID} = 24$ mA

 $P_D = (5.25V \times 1mA) + (42V \times 1.4mA)$

- $+ ((2.5 \text{V} \times 0.4 \text{mA}/25 \text{mA}) \times 0.4 \text{mA} \times 12)$
- + ((2.5V x 24mA/25mA) x 24mA) = 122mW

Thus, for a 28-pin wide TSSOP package (T_{JA} = 1 / 0.0128 = 78.125°C/W from *Absolute Maximum Ratings*), the maximum allowed ambient temperature T_A is given by:

$$T_{J(MAX)} = T_A + (P_D \times T_{JA}) = 150$$
°C = $T_A + (0.122 \times 78.125$ °C/W)

So $T_A = +140.5$ °C.

This means that the driver can be operated in this application up to the MAX6921/MAX6931s' +125°C maximum operating temperature.

Power-Supply Considerations

The MAX6921/MAX6931 operate with multiple power-supply voltages. Bypass the V_{CC}, V_{BB}, and V_{SS} (MAX6931 only) power-supply pins to GND with $0.1\mu F$ capacitors close to the device. The MAX6931 can be operated with V_{SS} connected to GND if a negative bias supply is not required. For multiplex applications, it may be necessary to add an additional bulk electrolytic capacitor of $1\mu F$ or greater to the V_{BB} supply.


Power-Supply Sequencing

The order of the power-supply sequencing is not important. The MAX6921/MAX6931 will not be damaged if any combination of V_{CC}, V_{BB}, and V_{SS} (MAX6931 only) is grounded while the other supply or supplies are maintained up to their maximum ratings. However, as with any CMOS device, do not drive the MAX6921/MAX6931s' logic inputs if the logic supply V_{CC} is not operational because the input protection diodes clamp the signals.

Cascading Drivers (MAX6921 Only)


Multiple MAX6921s can be cascaded, as shown in the *Typical Application Circuit*, by connecting each driver's DOUT to DIN of the next drivers. Devices can be cascaded at the full 5MHz CLK speed when $V_{CC} \geq 4.5V$. When $V_{CC} < 4.5V$, the longer propagation delay (tDO) limits the maximum cascaded CLK to 4MHz.

Typical Application Circuit



10 /U/XI/VI

Pin Configurations



MIXIM

_____Chip Information
PROCESS: BiCMOS

_Package Information

For the latest package outline information and land patterns, go to **www.maxim-ic.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
28 TSSOP	U28+1	<u>21-0066</u>
28 Wide SO	W28+1	21-0042
28 PLCC	Q28+1	21-0049

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	10/03	Initial release	_
1	4/10	Added automotive and lead-free parts to Ordering Information	1

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 _